Abstract-In this paper noise contribution of current source transistors and sizing methodology in charge sensitive amplifier for application in the front-end readout electronics is presented. In modern deep-submicron technologies, MOS transistor operating region tends to shift from strong inversion to moderate inversion, this makes traditional square-law MOS device modeling not applicable anymore. Thus a simplified EKV model, which is quite successful in all CMOS operating regions, has been adopted to develop a new analytical methodology to optimize geometry of current source transistors so that the noise contribution from these transistors is only a fraction of input transistor noise. A charge sensitive amplifier based on dual PMOS cascode structure is designed by adopting this current source transistor sizing methodology, and has been simulated using 130nm CMOS technology. The proposed methodology and noise contribution from current source transistors have been found in good agreement with simulation results using deepsubmicron CMOS technology.
Introduction
Charge sensitive amplifier (CSA) is an important component in front-end readout (FER) electronic system ( Fig.  1 ) for the application of nuclear physics and medical imaging. A CSA senses the electrical charge (Qin) from the radiation detector (Cdet) and convert the charge signal to voltage signal. The FER electronics should have high resolution in order to detect charge signals, thus the CSA should have minimum noise level. The input transistor in CSA is usually seen as the most dominant noise source in amplifier, and many works have been done to optimize input transistor width for minimum noise contribution [1] , [2] , [3] . In modern deepsubmicron CMOS technologies, the noise from current source transistors cannot be neglected, and optimization methodology for current source transistors geometry was also described in [4] . However, the requirements for low power dissipation and properties of deep-submicron technologies make the input transistor works in moderate inversion [5] , and the simple current source transistor noise optimization methodology is not valid anymore. This paper uses the simplified EKV model to develops an analytical methodology to find out an optimal Fig. 1 . Front-end readout electronic system geometry for current source transistors, such that the noise contribution from these transistors results in only a fraction of input transistor noise with the input transistor working in moderate inversion. Based on this proposed methodology, a CSA with CR-RC pulse shaper are designed and simulated to verify the validity of the methodology.
The paper is organized as follows. In section II, the simplified EKV model and derivation of optimum input transistor width is described. The proposed current source transistor sizing methodology is presented in section III, followed by a CSA design and noise simulation results are presented in section IV, and section V provides conclusion.
II. Simplified EKV Model and Optimum Input Transistor Width
The design and optimization of input MOSFET is to achieve minimum noise in FER system. The input transistor noise components are channel thermal noise and flicker (1/f) noise. For a CSA followed by a fast shaper, the input transistor thermal and 1/f noise contribution to the FER system can be represented in terms of ENC (Equivalent Noise Charge) [6] :
where Ct = Cdet + Cf + Cg, and Cdet is the detector capacitance, Cf is the CSA feedback capacitance, Cg is the input transistor capacitance, q is unit electron charge, TP is the shaper peaking time, aw is the thermal excess noise factor, n is the subthreshold slop coefficient, γ is dimensionless coefficient that ranges from 1/2 (weak inversion) to 2/3 (strong inversion), k is the Boltzmann constant, T is the absolute temperature, gm is the transconductance of MOSFET transistor, Kf is the 1/f noise coefficient, Cox is the gate oxide capacitance per unit area, W and L are channel width and length, respectively, f is the 1/f noise slope coefficient, Af ( f) is the ENC coefficient that values depend on 1/f noise slope coefficient and shaper order.
In a low power and high speed FER system design, the contribution of 1/f noise is less than channel thermal noise in input transistor [5] , and we made such assumption in the following analysis. Thus, the total noise from input transistor can be simplified as thermal noise. There is an optimum input transistor width that leads to minimum thermal noise with the input transistor working in strong inversion [5] :
For moderate inversion, the simple formula (3) is not accurate, since the equation
, where ID is the drain current, used to derive (3) is not valid in moderate inversion. Thus, we will introduce the simplified EKV model, which is quite successful in the moderate inversion. The EKV model uses a basic variable normalized forward current to indicate the inversion level of MOS transistor operating in saturation region, and equation for normalized forward current is given by [5] :
where VT is the thermal voltage. It is commonly assumed that strong inversion takes place where if >10 and weak inversion takes place in the region of if <0.1 [5] . In modern low power and deep-submicron design, the transistor usually works in moderate inversion duo to low drain current ID and high gate oxide capacitance per unit area Cox. The ratio of the transconductance to the drain current can be calculated as [5] :
There is a relationship exists between optimum input transistor width in the moderate inversion and strong inversion, and the relationship is given by [5] :
where noW f i W i ( 8 ) A and m are constant and their values are A =0.25, m =0.61. The detailed derivation of optimum input transistor width in the moderate inversion can be found in the same paper.
III. The Proposed Current Source Transistor Sizing Methodology
The proposed methodology is to find an optimum current source transistor geometry that, the thermal and 1/f noise from current source transistor results in only a fraction of input transistor noise. The thermal and 1/f noise contributions from current source transistor calculated as [4] :
where subscript (in) and (cs) correspond to parameters of input and current source transistor, respectively. Since the total noise of input transistor is simplified as channel thermal noise in this paper, in order to minimize noise from current source transistor, the ratio of thermal and 1/f noise of current source transistor to the thermal noise of input transistor has to be as small as possible. Thus current source transistor thermal noise and 1/f noise scaling factor Fth and Ff are defined as below: 
rearranging (11) and (12) by using (1), (5), (6), (9) and (10), an optimized current source transistor width and length relationship is derived as below:
IV. CSA Design Example and Noise Simulation
The proposed current source transistor sizing methodology has been adopted to a dual PMOS cascode amplifier (Fig. 2) [4]. The CSA has been designed using 130nm CMOS technology with 1.2V voltage supply. It is recommended that one has to avoid using minimum channel length in order to obtain the best noise performance [7] , usually it is suggested to use 2~3 times of the minimum channel length, thus Lmin=0.4μm is used as minimum channel length in the CSA design. For the low power consumption, a power constraint PD=200μW is set for the CSA, which results in around 167uA drain current for input transistor. Table I and Table II list the MOSFET model parameters and the designed CSA specifications. Using (3) and (7), and with the parameters in Table I and Table II , an optimum input transistor geometry was calculated as (W/L)1=74μm/0.4μm.
Based on (5) and (11), the thermal noise scaling factor Fth for M4 is difficult to achieve below 10% due to large amount of ID4. However for M5, Fth can be easily remained below 10%, thus Fth=5% is setup for M5 in the following noise analysis. Interestingly, from hand calculation, 1/f noise scaling factor Ff for M5 is always remains below 5% as long as the channel length is not lower than 0.4μm, this will be verified by further analysis from noise simulation. Next step is to calculate the geometries of current source transistors for different noise scaling factor. Based on (13) and (14), the calculated geometries of M4 and M5 are shown in Table III .
In order to verify this methodology, six amplifiers with current source transistors geometries corresponded to Table III are designed. A typical radiation detector readout channel with a CSA followed by a CR-RC pulse shaper was setup as shown in Fig. 3 [4] . To account for noise contribution is only from CSA, we made noise contributions from detector, CSA feedback resistor and shaper all equals to zero. The rms noise voltage has been measured at the shaper output, and the ENC can be calculated by following equation [4] : Fig. 3 . The front-end readout channel noise simulation test bench [4] where Vn(rms) and Vs(out) are rms noise voltage and signal amplitude at the shaper output, respectively, Qin is the input charge from the detector. The calculated ENC of each transistor from noise simulation for designed six CSAs are shown in Fig. 4 . In the figure, the left part is when Fth equals to 15% and the right part is when Fth equals to 20% for M4. The comparison of theoretical noise scaling and simulated results are summarized in Table IV .
It can be seen from the Table IV that, when Fth=15% for M4, simulated thermal noise scaling for current source transistor M5 is a little higher than theoretical scaling and simulated Ff for M5 is a little bit higher than theoretical 5% except when Ff =30% for M4. With the thermal noise scaling factor 20% for M4, the simulated Ff is higher than theoretical Ff for M4. These differences might be expected from not considering the MOSFET second order effects, such as electron mobility μ and 1/f noise coefficient Kf, because EKV model assumes that electron mobility is constant in the inversion channel. However the effective mobility depends on gate bias voltage [8] , and 1/f noise coefficient varies in different channel length and bias condition [7] . Despite some small differences, the simulated noise scaling factor in a good agreement with the theoretical noise scaling factor, and current source transistors M4 and M5 noise contribution is always a fraction of input transistor noise contribution.
V. Conclusion
The transistor sizing methodology for low noise CSA is developed with input transistor working in moderate inversion. As a complementation for current source transistor geometry optimization with input transistor working in strong inversion, this methodology also makes sure that current source transistors thermal noise and 1/f noise are always a fraction of input transistor noise. By adopting this methodology, a simplified EKV model was used, which is quite successful in MOSFET moderate inversion operating region, to extract the optimum current source transistors aspect ratio. Then six sets of CSAs were designed using 130nm CMOS technology to get noise contributions of each transistor from simulation. The simulation results show good agreement with current source transistor theoretical noise scaling factor. Thus, the proposed current source transistor sizing methodology can be used for designing low-noise CSA for the application of FER electronics.
